Thermal capacitances are required to describe the fast dynamic thermal behavior in the siliconon-insulator (SOI) devices. This article presents a physical model based on the ac technique, together with the characteristic thermal frequency determination through the frequency response of the output conductance, for calculating the thermal capacitance of single-finger and multi-finger SOI-MOSFETs. The model accounts for the total gate width and substrate temperature, making evident the augmented thermal coupling when multi-fingers are used. The thermal capacitances and the corresponding time constants, extracted from a variety of gate widths and number of fingers, are correctly predicted up to a substrate temperature of 150 • C.
equivalent circuit as shown in Fig. 1 , with the thermal resistance, R th , and capacitance, C th , being connected in parallel. This model is based on the following analogy between electrical and thermal magnitudes: the temperature rise in the device channel, T c , above the substrate temperature, T sub , is actually the "voltage drop" when the "current" flowing through the circuit is the electrical power dissipated, P, in the device (i.e., T c = Z th P, with 1/Z th = 1/R th + j ωC th ). By making use of more sophisticated thermal networks [7] , hot spots could even be localized (i.e., not only the average device temperature can be determined). Nevertheless, our thermal model maintains a higher degree of simplicity, to be useful in the context of compact model development for circuit simulators.
For the dc response, the SOI-MOSFET thermal resistance has been extensively investigated in the literature [8] [9] [10] [11] . Regarding characterization, several well-established techniques have been used for obtaining the thermal resistance, such as the ac/RF conductance method [8] , pulsed characteristics [9] , [10] , or with impedance analyzers [11] . Regarding modeling, precise and simple enough compact models for circuit simulation purposes have been developed, including the thermal coupling in case of multi-finger devices [12] [13] [14] [15] [16] [17] .
With respect to the thermal capacitance, it is necessary to describe the fast dynamic thermal behavior in SOI devices subjected to abrupt changes in power generation [7] , which was also demonstrated in [9] , with the decrease in drain current as SOI-MOSFETs heat up after being turned on. Despite this, only a few studies concerning this thermal capacitance issue have been published, and more advancement in both the measurement techniques and modeling is required.
The small-signal equivalent circuit analysis has been used for investigating heat flow paths in SOI-MOSFETs [18] . Nevertheless, empirical approaches are needed, such as fitting of the elements of the electrical/thermal circuit or the use of multiple-pole RC networks for the thermal part [6] , [15] . Other studies are based on the transient response to pulsed measurements and the determination of the thermal time constant, τ th (τ th = R th C th ) [19] . This method has been applied to high-voltage MOSFETs when a resistance connected to the drain is enough to measure the drain current transient (with the voltage drop across the resistance). However, in the case of SOI-MOSFETs, this is a nonviable methodology due to their small thermal time constant (hundreds of nanoseconds) [5] , [11] . In addition, it is relatively easy to introduce errors in the result, because the temperature is derived from complicated fittings in the model as in [19] (or even for a pulsed I − V system fully capable of pulsing gate/drain bias in a submicrosecond time scale [10] ).
The ac/RF technique was also applied previously to measure complex thermal impedances, but in the case of the thermal capacitance, a frequency response for the imaginary part of the conductance parameter (Y 22 ), when the dynamic self-heating is avoided, was just assumed [5] , [20] . Alternatively, the thermal capacitance has been extracted using an underestimated thermal frequency, f th (ω th = 2π f th = 1/τ th ), once the thermal resistance has been obtained [11] .
On the contrary, the SOI-MOSFET thermal capacitance has been numerically simulated [21] . In this case, when applying the ac/RF technique, the resulting drain-to-source capacitance shows a constant value at low frequencies that, as far as we know, cannot yet be experimentally assessed.
In this article, the thermal capacitance of single-finger and multi-finger SOI-MOSFETs is obtained in a straightforward and simple form with a methodology based on the ac technique and the thermal frequency determination, through the output conductance frequency response [21] . In addition, a model for the thermal capacitance is proposed, to be implemented in circuit simulators, which is valid when the thermal coupling increases by the use of multi-finger devices [12] , and that includes the substrate temperature and total gate width dependencies. Regarding the channel length, it has an impact that is less significant on SOI-MOSFET self-heating than compared with the channel width, as usually, the change in the channel width is much greater than that of the channel length [6] .
Thus, the SOI-MOSFETs under consideration, varying the gate width and number of fingers, are described in Section II, where heat dissipation is also analyzed through numerical simulations. The experimental setup used for their temperaturedependent thermal capacitance characterization is detailed in Section III. Section IV is devoted to thermal capacitance determination, measurement, and modeling. Finally, some conclusions are discussed in Section V.
II. FABRICATED DEVICES
Eight SOI N-channel MOSFETs, partially depleted, with the 180-nm gate length, were fabricated using XT018 0.18-μm HV SOI-CMOS technology (by XFAB). The transistors were body-tied to prevent the floating-body effect and embedded in the ground-signal-ground (GSG) on-wafer test structures. The corresponding layout is shown in Fig. 2 , together with that of the device-under-test (DUT).
Thus, four single-finger transistors, 10, 20, 40, and 60 μm (W ) wide, were made. The four remaining ones, to enhance self-heating, were multi-finger devices with the same total gate width (W = N f W f ), composed of 5, 10, 20, and 30 parallel fingers (N f ), each finger being 2 μm wide (W f ).
Numerical simulations with Sentaurus Device [22] have been performed as in [17] , for the single-finger device 40 μm wide, as an example, and they demonstrate that 12% of the generated heat escapes from the silicon body through the gate and 34% and 54% through the source and drain contacts, respectively, which points out the relevance of the access resistances in self-heating, mainly the drain terminal (as the hot spot of the device is located near the drain side). A deeper study would be required to account for the heat propagation physical properties of the materials in detail, which could be the object of future works.
III. EXPERIMENTAL SETUP
The on-wafer measurements were performed with a Cascade Summit 9000 probe station. A thermal chuck sets the substrate temperature, T sub , from 30 • C to 150 • C, in 20 • C increments.
As indicated in Fig. 3 , for the experimental setup, the S-parameters were measured from 30 kHz to 1.2 MHz with the Agilent N9913A Vector Network Analyzer and Cascade GSG microprobes, for all the temperatures. Moreover, ad hoc designed bias tees were used for the frequency range under consideration. The Agilent B1500A Semiconductor Analyzer made the devices operate in saturation regime, with a dc gate and drain voltages of 2 V (V g−dc ) and 1.8 V (V d−dc ), respectively, to enhance self-heating effects [16] .
In addition, it must be pointed out that for the dc drain voltage setting, the voltage drop through the corresponding dc path (V L in Fig. 3 ) must be overcome, for every transistor and substrate temperature. This was evaluated as the dc resistance of the inductor (68.9 ) times the dc drain current at the bias considered (V g−dc = 2 V, V d−dc = 1.8 V), obtained in [16] .
To calibrate the measurement system, the short-open-loadthrough method was implemented in a previous step, and the pad-to-device parasitic elements are deembedded with the open-short-thru deembedding technique [23] . When more sophisticated thermal networks are used [7] , the corresponding parasitic elements would also need to be deembedded and evaluated for the thermal circuit, which is not the case.
IV. THERMAL CAPACITANCE

A. Characterization
Accounting for the thermal network of Fig. 1 , the real part of the equivalent thermal impedance, Z th , is given by
On the contrary, according to the ac conductance technique for MOSFETs [8] , the real part of the thermal impedance can be written as
where g dd = g dd − g ddT , g dd is the output conductance at the angular frequency ω, g ddT is the conductance at a high frequency (with dynamic self-heating removed), I d is the drain current, and V d is the drain voltage. Therefore, equating (1) and (2), as in [21] , results in
.
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Thus, at low frequency (ω ≈ 0), the following expression for the thermal resistance is derived:
with g ddT = g ddo − g ddT , g ddo being the dc conductance. Alternatively, at the characteristic thermal frequency, f th (ω th = 2π f th = 1/τ th ), it is found that where g dd−th = g dd−th − g ddT , with g dd−th = g dd (ω th ). Therefore, dividing (5) by (4), at the characteristic thermal frequency, it results in
The required parameters, g ddo and g ddT , for having the g dd /g ddT frequency response were obtained in [16] at the bias considered (V g−dc = 2 V, V d−dc = 1.8 V), for all devices and substrate temperatures. The resulting measured g dd /g ddT frequency response, for a substrate temperature of 30 • C, is represented by symbols in Fig. 4(a) for multi-finger transistors, with the characteristic thermal frequency that is obtained when g dd /g ddT = 1/2 (6), and it is indicated with vertical lines. Notice that the narrower the transistor, the higher the f th results. In addition, the characteristic thermal frequency increases with the substrate temperature, as Fig. 4(b) shows for a multi-finger transistor (with N f = 30), where the measured g dd /g ddT frequency response is similarly represented.
Analogous dependencies on both the gate width and the substrate temperature were observed for the characteristic thermal frequency in all single-finger and multi-finger devices. Once the characteristic thermal frequency has been extracted for all SOI-MOSFETs, at different temperatures, the corresponding thermal capacitance is obtained through (7)
with the thermal resistance measured in [16] . Finally, when using the proposed method for highly scaled devices, access resistances, which need to be extracted for proper electrical characterization, must be accounted (must not be deembedded) for a correct thermal characterization, as proposed.
B. Modeling
Regarding the gate width, W , the thermal capacitance for single-finger and multi-finger SOI-MOSFETs, at a substrate temperature of 30 • C, shows an expected linear dependence as indicated in Fig. 5 , where circles and squares represent the respective measured data. Notice that for the narrower total gate width (W = 10 μm), the thermal capacitances of single-finger and multi-finger devices practically coincide. However, superior thermal capacitances result for the singlefinger SOI-MOSFETs, when the gate width rises, which could be attributed to having a much fewer number of terminal contacts than those in multi-finger devices, through which the heat flow is spread out. Thus, the thermal capacitance, C th , for all the transistors can be modeled as a function of the total gate width, W (in μm), using the following linear expression:
where C tho ≈ 0.2 nJ/ • C represents the average thermal capacitance of those transistors for the narrower single-finger and multi-finger devices (W = 10 μm), and m mf = 28 pJ/ • C-μm and m sf = 14 pJ/ • C-μm are the slope of the linear dependence for multi-finger and single-finger SOI-MOSFETs, respectively. The modeled thermal capacitance is plotted in Fig. 5 for single-finger (with dashed line) and multifinger (with solid line) devices, showing a good agreement with the measured data. Similar results are obtained for the remaining substrate temperatures, with m sf and m mf , and C tho diminishing as the substrate temperature increases, as Fig. 6(a) and (b) shows, respectively, with symbols. These three parameters for the substrate temperature dependence can be modeled, with lines in Fig. 6(a) and (b), using the power function α(T sub /30) β . The results for α and β are summarized in Table I in all cases.  TABLE I  PARAMETERS FOR THE SUBSTRATE TEMPERATURE The measured and modeled thermal capacitances are represented, as a function of the substrate temperature, with symbols and lines, respectively, in Fig. 7(a) for single-finger transistors and in Fig. 7(b) for multi-finger ones. The observed linear and power dependences of the thermal capacitance on the total gate width and substrate temperature, respectively, were previously obtained in [6] and [19] . Furthermore, the thermal capacitances of the same order of magnitude (0.1-5 × 10 −9 J/ • C) were measured in [6] for RF SOI-MOSFETs and [24] FinFETs. Additionally, accounting for the thermal impedances in [16] , Fig. 8(a) and (b) shows the resulting measured (with symbols) and modeled (with lines) thermal time constant, τ th = R th C th , for single-finger and multi-finger devices, respectively, as a function of the substrate temperature. Comparable results, from hundreds of nanoseconds to microseconds, were obtained in [5] , [11] , [21] , and [24] and modeled in [18] with multiplepole thermal RC networks. Notice that for a given total gate width, the thermal time constant is larger in single-finger devices than in multi-finger ones, tending to be similar as the number of fingers is reduced. Furthermore, in contrast to [19] , the thermal time constant diminishes as the substrate temperature rises, and this dependence being more intense in single-finger devices and when the total gate width increases.
The average relative error for the thermal capacitance and thermal time constant, between the measured and modeled data, in the substrate temperature range considered, is lower than 9% in all the transistors, with a maximum absolute error of 18%.
Finally, it can be highlighted that confinement due to gate length scaling results in smaller thermal capacitances; a linear dependence of the thermal capacitance on the channel length is also expected [6] . In this scenario, as (4) indicates, the increment observed for g ddT when the gate length is reduced [25] is balanced with a superior drain current, resulting in a constant minimum thermal capacitance (maximum thermal resistance [26] ) for ultrashort devices, when extrinsic elements determine the device thermal performance (as contacts do not scale with the gate length).
V. CONCLUSION
The thermal capacitance of single-finger and multi-finger SOI-MOSFETs has been successfully measured using the ac conductance method, together with the determination of the thermal frequency, once the thermal resistance has been obtained. The expected linear and power dependences of the thermal capacitance on the total gate width and substrate temperature (up to 150 • C), respectively, were determined and modeled for circuit-design purposes. Multi-finger devices show a minor influence of the total gate width on the thermal capacitance, which results in lower thermal capacitances than those of single-finger devices. This could be attributed to thermal coupling when a superior number of terminals in the case of multi-finger SOI-MOSFETs results in a higher heat flow spread outside the devices. Finally, the corresponding thermal time constants were also correctly predicted, showing a reverse dependence with the substrate temperature, which is more intense for large total gate widths and single-finger devices.
